We present a thorough theoretical framework to model spot defects with their related faults in any I C technology. The defect models considered are unintended geometrical variations introduced in the shape of the patterns of the IC. The transcendence of a defect is determined by the impact that it has a t several levels of abstractions.
INTRODUCTION.
The variety of IC technologies increases the difficulties of choosing realistic fault models [l] . Traditional approaches to fault modeling assume a convenient high-level abstraction to model the IC malfunctions without considering the technology, yet these faults have their origins in changes of the chemical and matter compositions occurring in the IC.
Defects have very complex physical characteristics [2] and may be significant different from technology to technology. The adequacy in fault modeling can be expressed in terms of the specific defects occumng in the specific technology. This paper presents a formal framework to model defects and faults in any IC technology. The framework is an elegant theoretical description of the physical properties of microelectronic processing enclosing the relationship between process induced defects and faults 13-61, It provides the link between faults at a low level, namely spot defects degenerating the geometry of the IC patterns, and some higher levels such that electrical, logical, and behavioral fault models can efficiently be employed.
In section 2 of the paper a mathematical framework for IC microelectronic processing is developed. In section 3 formal definitions for defects and faults introduced in the microelectronic processing are given, consistency requirements for fault modeling are presented, and a hierarchical fault modeling framework is shown.
IC TECHNOLOGY
Microelectronic processing consists of a series of steps camed out in a specific order. The goal of these steps is to transform an electrical circuit design into an operable device, the integrated circuit (IC). Thus, a microelectronics technology I is an ordered set of process steps {t 1 ,t2, . , , , t,,} which are concemed with changes in matter no more than a few microns above or below the surface of a working material.
The flat working material on which the processing steps take place is called the substrate. The substrate is a single-crystal slice cut from a larger crystal called wafer. By far the most common substrate is the silicon wafer. Each distinct matter on the surface of the wafer has a set of Properties, Hmtter = {hlrh2.. . . , h,,}, such as its corresponding level of impurities, its thickness, its shape, etc., that characterize the integrity of the matter.
Geometrically, an IC can be seen as a 3-D Euclidean space with "lateral"
coordinates (x,y) and vertical coordinate z. In the z-direction we introduce a partition into intervals by fixing points in the z-axis z,. i E I , where I = {1,2,..,N} is the set of the number of distinct matters. Those z-points define "matters" as open connected point sets as follows: assume
Lo is actually the substrate with its background doping, whereas L , actually is established by the (electrically passive) "air" on the top of the IC. In between we have a set of matters such that each different matter has unique electrical properties. To such an arrangment of matter in layers we refer to as silicon layer structure. We denote the set of layers as L = {Li I i E I}.
Among the processing steps we distinguish several subsets of steps whose technological objective is the same, i.e. to deposit a matter, IO wipe out a matter, to etch holes in the matter, to model the shape of the matter, etc. Therefore, during the fabrication process several layers exist only temporarily, such as the photoresist layer in a technology with a photolithographic process step, and some layers exist permanently such as a polysilicon layer, common to all modem MOS technologies. The former layers are denoted as transitory layers and the lamer ones are members of a set structure layers, L,cL, defined as L, = {I 1 , . . . , I,,}.
Each layer is shaped by a series of process steps such as oxidation, etching, etc. The connected point sets Pi, i t l , henceforth patterns, divide the layer in two disjoint regions: active and inactive. The set active region A={al,a2,. . . ,a,} is the set of pattems that are left after the shaping p r 0 c e s s . e denote these pattems as acrive patterns. The set inactive region, A is the set of pattems interleaved by the active patterns and corresponds to the layer portions that are etched away during the shaping process. Generalizing, we say that a shaped layer Li E L has an image such that Image ( L J A Depending upon the electrical property of the matter, a structure layer can have one of the following properties: insulator or
conductorlsemiconductor. An insulator layer prevents two conductor/semiconductor layers from making contact. A conductor/semiconductor layer is usually used for interconnections. Among the patterns of a conductor layer the inactive patterns act also as insulators.
Within one. layer the inactive pattems may be filled by some other layers. For instance in layer Li we may encounter thick oxide and metal. Assume some point (xi,yi,q) I zi-1 <q<zi. After processing, such a point may be element of an inactive pattem filled with metal. In fact we can define a set in terms of an ennumerated type Vi = {thick oxide, metal}.
Fixing z q defines a 2-dimensional Euclidean space which in the case of zi-I q < z i will be denoted by Li(q). Then, for any point (x,y) E E' we define a function Si(q):Li(q)+Ui(q) which in fact assigns a value from S, to any pair of coordinates. We call this value the state of the layer at (x,y) and Ui the stateset.
From the above it follows that given the set of layers L there is an associated set of statesets U={Ui I i E I}. Now we establish the product Obviously the state characterization of silicon layer structures can be applied to identify electrical components by multivalued logical clauses.
Adopting "X" as a don't care notion, consider for instance the clause S(x.y) = (bulk, thin oxide, X , X ) true for some point in (x,y) E E Z (in a 4-laycr structure III = 4) describing a point of an active gate area of an NMOS-transistor.
The clause S(x.y)=(drain-source dope, metal v jield oxide, X , X ) indicates that (x,y) belongs to a source or drain region. We denote these clauses as state clauses. A tcchnology can be characterized by a set of, say, k state clauscs Z = (S ( i ) I 1 I i 2 k). Any of the state clauses identifies a silicon layer structure chararacterizing a constituent of a set of electrical componcnts. To be able to associate the silicon layer structure within a charactcrizcd technology Z to a circuit schematic, there must be a one to onc corrcspondence between the elements of Z and the set of constituents of thc circuit schcmatic, say C. Within a mask, a connected point set 0 is defined by a finite set of line scgmcnts such that every segment extreme is shared by exactly two edges and no subset of edges has the same property. The set 0 partitions the mask in two disjoint regions: The interior which is bounded by 0 and the cxtcrior which is unbounded (in fact it is bounded by the 2-D space of the mask). We denote the bounded region as the opaque zone and the unbounded as the transparent zone. Note that the transparent zone is in fact 0. When a lithographic process step, ti, employs positive image projcction. the image Image(m) of the shaped mask isjdentical to the opaquc zone 0, otherwise the mask image is identical to 0.
Thus, thc shape obtained in the silicon layer structures are controlled by masks that are physically present as reticles, or for instance in the form of mask data controlling E-beam equipment. We can create a silicon layer structure by placing the masks on top of each other, correctly aligned to establish a mask stacking and in the sequence they are processed.
Vcry much as in the case of actual silicon layer structures we can define statc clauses for any point (x,y) of a mask stacking. Any mask of the mask stacking may at any point be either opaque or transparent cstablishing essentially two sets per mask. In addition we use "X" as a don'tcarcnotion.IfwedenoteM=(MI,Mz,.. . , M~~~) a s t h e s e t o f S t a t e clauscs associated with some mask stacking, then with any point (x,y) E E' we have a boolean cube M(x,y) as a vector of "l", " 0 and "X" cntrics, where "1" stands for opaque and " 0 indicates the attribute transparcnt.
Lct U be the subset of all state clauses that identifies the sets of constituents of a circuit schematic. Assume some state clause p E U.
Further assume a point (x,y) E E' such that u(x,y) = p. By means of this notation we can also perform extraction on the mask stacking. In order to obtain consistency between the circuit schematic, the mask stacking, and the silicon structure layers we must establish a one to one correspondence between the set of hard-structures Z, the set of soft structures ' U and the set of circuit constituents C. On one hand, this consistency is established by proper definitions of the set C and the sets Z and U. The relation between C and U is induced of course by the proper interpretation of the effects of the processing steps ti E ?:
The modeling of defects and faults
Undesired disturbances can cause variations in the outcome of the manufacturing process of the IC. As an example consider a dust particle affecting hard-structures in such a form that active patterns are transformed into inactive patterns, and viceversa, or two or more conducting layers that become joint unintendly, etc.
Dejinifwn 1:
If D is a function such that its domain h m ( D ) = Z is the set of defect mechanisms capable of disturbing a silicon layer structure, and its range run (D)=L, is the set of deformations. We say that D is a defect transformation from 2 into L and write D:Z+L. We also say that the IC has a defect if the state of any of the layers belonging to any "deformed" hard-structure has changed. We denote the set of "deformed" hard-structures as R,,-.
Defect mechanisms for spot defects in hard-structures can be classified as protrusions. intrusions, and isolated spots. A protrusion defect, d P in some layer Li is an undesired active pattern defined as a connected set of points (n,y,z) such that at least one (x,y,z) in the boundary of d P belongs also to the boundary of some active pattem(s) in Li. An intrusion defect d' in some structure layer Li is an undesired inactive pattern defined as a connected set of points intersecting some active pattern(s) of Li. An isolated spot defect d S in some structure layer Li is a connected set of points such that no point of d S intersects an active pattern of Li.
Protrusion and intrusion defects generated during process step ti affect active patterns at the same layer where they occurred, and may also have impact on some active patterns at different structure layers processed at some t;, j > i . Isolated spot defects do not affect active pattems in the layer where they originated but may affect some active patterns in other different layers [7] .
Often enough defects reproduce the silicon layer structure of a hardstructure yet cause a deviation of the shape of such structure. The transcendence of a defect is determined by the impact that it has on the image of the layer, this impact is called a fault.
Dejinitwn 2:
A fault model f maps the set of altered hard-structures, Rdef onto the fault class F , f :Rd,+F. The range off, ran(f), is the set of fault types, that is, classes of equivalence of faults including an empty class refemng to a fault free state. The empty fault class has as its domain the set of hard-structures with the characteristic that their electrical properties are unaltered. This class of hard-structures are insensitive towards a given defect transformation, therefore we denote the defects as benevolent defects. The complement of this set of benevolent defects is the set of hard-structures which have assigned nonempty fault classes. We denote these kind of defects as lethal defects.
Our notation allows us to define defect mechanisms as an additional set of multivalued state clauses. It may be necessary to extend the set of values for the various coordinates of U. For instance, an isolated spot defect in the thin oxide layer of an NMOS transistor active gate area most likely will imply the presence of polysilicon in the respective layer which in a correct structure would not appear. The set of values may be U = fi, thin oxide, jield oxide, polysilicon} and the presence of the isolated spot would be indicated by some clause, say, o = (X, polysilicon, X , X). The shape of the defect would be captured by using the concept of a hardstructure. Now, let us present some aspects concerning the observability of defects in hard-structures and the consistency requirements on fault modeling.
Let us first introduce the notion of structure graph defined as Gs = (&,Es), with SH the set of vertices and Es the set of edges. Any
V,E&
is associated with exactly one hard-structure. Any e, = (v,,w,)~Es defines the topological connection between any two hard-structures v, and w,.
Since defects can be represented by hard-structures, the presence of hard-structures induced by defects may imply changes in the structure graph. The general axiom however, is that the model is set up in such a way that any defect can be observed as a topological change of the structure graph relative to the structure graph of the defect free model. The topological change induced by defects in terms of additional hardstructures will either break paths (i.e. intrusion defects) or establish new ones by joining hard-structures together (i.e. protrusion defects affecting two or more hard-structures). For the former case the changes can be observed as new vertices appearing in the graph and for the latter case as a "melting" of vertices, thus as some missing vertices.
Process Disturbances and IC defects
Process disturbances can be characterized in terms of the physical nature of the disturbance or in terms of the effects that they have on the IC. An overview of the sources of random phenomena that occur in the manufacturing process is given in [8, 9] .
Defects can be classified as geometrical and electrical-related degradations. Geometrical degradations concem changes in the shape of a layer (image defects). Process-related defects concem changes in the electrical properties of the layer.
Image defects are present in those layers whose image Image ( L ) differs from their corresponding mask(s) image Image(M). These defects are mainly displacements of the initial boundary of some active pattem Pi caused by processing steps with anisotropic characteristics, such as lateral diffusion, lateral oxidation, overhnder etching, over/under exposures of photoresit, etc. Process-related deformations concern changes in the thickness of the layers, p-n junction depth variations, changes in the 3-D impurity distributions of the conducting and semiconducting properties of a layer, and in changes in the charge distributions of the insulator properties of a layer.
If the same defects are present in all the dice of the wafer, we call them global defects. Examples are defects caused by mask misalignments, overetching, etc. If the defects are present only in several dice, we call them local defects. Examples are spot defects caused by isolated dust particles.
Hierarchical fault modeling framework
A simple method to handle fault-modeling complexity is to support several levels of abstraction in the description of a fault. For example, a system designer will be interested in fault models describing the faults in the architectural modules of the design rather than in models describing faults in the IC layers.
For each level of abstraction the fault models are described in certain primitives appropriate to that level. Each level describes the fault models to some extent avoiding irrelevant information to the specific level. Consider for instance a layout level that describes faults using only the geometry of connections and devices while omitting process related information such as the concentration of dopants, thickness of pattems, etc. or, a circuit level that describes the faults as a function of transistors, resistors, etc., on which the geometrical information is lost. Some possible levels are shown in Table 1 . Worth noticing is that F , determines whether faulty primitives at a lower level of abstraction cause also a fault at the current level. As an example consider the case when two pattems are unintendly joined in a layout. At the symbolic level of abstraction this is a "geometrical fault" that belongs to the "bridge fault class". At the circuit level, the bridge among the pattems can be a "circuit fault" only when both pattems carry different potentials such that a fault of the "short-circuit class" arises. Thus, what for the symbolic level appears to be a fault for the circuit level may not be.
Without loss of generality the fault classes at every level of the hierarchy fall in two categories: 1) wrong interconnection ordering of primitives, and 2) incorrect behavior of primitives. For instance, at the circuit level stuck-at, stuck-on transistors, etc, belong to the second category, while breaks, short-circuits etc. belong to the first one.
As an example consider Fig. 1. Fig l a shows the different levels of abstraction of a flip-flop. Fig. l b shows the fault free graph at every level of abstraction. The circles show the primitives in their corresponding level, the arrows point to primitives at a lower level that constitute the current primitive. Fig. IC shows the faulty graph when an intrusion defect (represented as a square vertex) is present in DIF3. Notice that only the primitives related to the defect appear at every level of abstraction.
CONCLUSIONS.
In this paper a unified framework for describing spot defects and their impact at several levels of abstraction of the IC was provided. The framework encompasses a technology description that encloses process induced defects with their related defect mechanisms, and a hierarchical fault modeling based on the impact that spot defects have on the functional behavior of the IC. At every level of abstraction of the IC, graph representations were employed to model both fault-free and faulty clcmcnts. and the repercussions of those faulty elements at the next highcr level of abstraction. This hierarchical way of fault modeling allows to decide which spot defects do really introduce faults, and also provides only relevant fault information at the specific level in the hicrarchy.
